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\l as,PdlUSCil'> ln,lillltc or I cchnol<'gy 
q5 I ctiHwll>g) <:;quare. Cambndgc, ,\1A 
A bs I rae t: Many MPC projects, such ::t3 video frame buffers. need a lnrge memory 
subr.ystern . A one tran:::i:Jtor ner bil dynamrc memory using Mead Conway de::> ign ruler. is 
being designed witl1 t111:; put pose in mrncl. The men10ry cell siz.e is 16.5,\ by ax (about the 
same size as a 1975 41< RAM c~ ll witll A.= 2.5 microns) . 
While a r.omplc te high den ~.; ity menury subsystem ll ::t::> not been dt:siane<j, two chips h.:we 
been desiuncd to test its major cont:')unertts. One c ltip is a II< m e nttll y array that tests the 
sense ampl ifier, col11111n decoder / cJ , iver, anrl read /write IPg ic 1 his chip lacks a I imina 
genera tor ond dock drivers. The ~;eco nd chip tests sornc low power boot:>troppl'!d c lock 
dnvers. These test chrps are curr ently being fabricated. 
llti~ rrpon d·'~Clthc' rc.• carrh done at the A tu firi~l lrH.Jhgcnc~ I ahcuator-. of the \ l,, •. ,~d:u~cll'. I n~lltutc of 
l cchnolt'g~ Sup;,nr• for the I ahotaL<>r) \ \ ' I S I r.:.-;c~r,·h 1~ pto\tdccl tn pan h1· tlw \d1.11tc~cl Rl·sc·uch Projects 
\gene\ ol the D.partmcnl ul Dcfc·n-c under Ollirc ol '-a,.t! Rc,,:urh ( "lll rart numhn ;\lMlUJ-H;O-C 0622 anti 111 pall 
ll} the Acivanrcd Rc~carch l'rojCCt~ Agcnn ll:tdll l)f!'trc n:' '-n1:tl f{~'>t:a•ch .:unll.tl't ....;00014·75 (' 06-13. 
I. Ocsit~ ll Considerations ror :1 OIIC Tran~htor RAM 
Manj VLS I pwjects need a modera tcl) large mr mory module. A n ne trnnsistor 
dynamic m~n1ory lws been dcsigtlccl as n suuSjSll!m 11sable in the :VIu lli-Projcct 
Chip (M PC) ciL:s ign~ being undertaken by several uni \'~.:r.;; iti cs. lkettusc the memory 
is intended fi.lr MPC projects. i l foiiO'rVS the conse rvati ve Mrm.I-OJ!l\vay c.h.:sign rules 
<tnd uses only a single layer o !' pol) sil icon; conscqucnlly, the achi.!vablc memory 
density surrcrs. Furthermore, the 111ClllOry design must tnkrntc wide process 
variatio ns because mnny clifl'erent fabricati~l rl lines nrc used lclr MPC. 
Throughout the RAM design we have Jccidccl in fa vor or simplici ty in order to 
gi ve the RAI\1 lhe best chance of working. When the choice wa~ bctwc~.:n speed 
and density, we chose dcn'iity bccmtsc \".e f'ccl density is more intponant to the 
<tvcmgc project. 
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!\ block cli agralll of th e nwmory is sho'' n in the first figure. The major 
Ct>lll pu n~rlls ur~ the rnenmry arra), ~cn~c amplilicrs. cu lrrn1n ucldrl'SS decoder, and 
\\1ml lir1c (column) elm cr. ThL' l 1its or the mcmor) nrc stmccl as n \'O it agc (0 or 2 
\Oih i11 uur case) o n the c: rp~ru lc, rs in the array. All o f the memory cel ls in a 
column ~I I'C rc<tcl nt once. t'\ddrL''->SirJg i ~ dnnc by the \\Old line decoder; the clccoder 
t.tkc\ a pu'li t i \c pulse from the \\Old line dri,cr ami stc~.:r~ tlrut pulse to the co lumn 
..;clcL ted h) the address lin e~. Tll ~1l ''md lim: puhc turns on ni l of the pass 
trdll'>l',trlls in the sd.:cteLl w lumn thus cnnnccLing the mcnH>r) ce ll .:ap<ICiLur Lo the 
lwriltlnta l hit lines allll tn the ~,ul:)e :rn1plificrs \\here the binary \Jiuc held in the 
c-.: 11 is ck tL'flllirH.:d. I he ~,· nsc :tn pli fic r must be scnsiti\c to signals on the order of 
:r h111Hii\'d rn illi\olls bc..::mrse the mcnwr) c .. : ll capaci tance and th ~ (much lnrger) 
'->ll ~~) l'it line Gtpacitancc form n "L'ItHge cli\'idcr. In the prc~c nt des ign this 
nttcrnratiun is a f ~tctur of 15. 
wo1d line 
Se nse Ar .. ps 
IIODI1LS:::l ---7 Word Line Decode r 
I 
Word Uno Drlvor 
There arc seve r:--~ I references nn one transisto r RAM design. Barnes [I] g ives a 
short dl'\cription or severn! sense amrlilicr designs. We 11 '-iCd the cha rge transfer 
sense um plifier fir::.L reponed b) Heller [5, 6j. We did nul usc the more 
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sophisti cated version or this amplifier de~,cnbed in lleller [7] because we felt there 
\\Ould be a better chance or ma~ing the sirnp li.!r version work. The charge transfer 
sense ampliliers hme more sensitivit) than amplilkrs that diltXlly ~cnse the voltage 
difference on thL: b it lines anJ arc also tolcmm of IJitli!le c~1pacitancc and transistor 
threshold vo ltage variations. 
The input-output (1/0) circuits [not shm, n] folio'' those of' Gray [4]. The 1/0 is 
done on one side or the array (1 :tther tlun in the center of the the array) so many 
bits (for example, 32 bits) can be read o r wrill en at once, allo'' ing higher memory 
b:1nclwidth than that available from commercial part~ that are lintitcd to reading 
from 1 to 8 bits at a time. 
The high voltage (7.5 volt) bomst rnp driver used to prechargc the b it lines is 
based on one described IJ;. Chan [2] The word line clccocler i~ derived from one 
given by Tzou in an article on CCD memories [11]. 
2. 1\'lcmory Cell Dc~ign Considerations 
Several different memory c!..!ll lnyouts were tried in the search for highest 
possible army density. The densest one we found (shown below) uses metal bit 
lines and polysilicon word lines. The memory capacitor is actually an enhancement 
mode transistor whose source ~111d drain ar\! tied togcLh~r to make one termin<ll and 
whose gate forms the other terminal; this latter Lcnninnl is connected to YnD· 
For a bit line carwcituncc lo storage carnritancc ratio o f 15 to 1 (with 64 cel ls on 
each bit line), tile ce ll siLc is 16.5 A by 8 A. This ce ll is hnlf the siLe (comparing 
square A.'s) of a three tran::. istor !~AM ce ll designed by Dick L)on at Xerox PARC. 
With A = 2.5 Jl, this cd l is the same sit.c as the INTEL 2104, a commercia l dynamic 
RAM lhal came oul in 1975. 
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IIi l 
I in(' 
········ ~t~~ ll:!'l:ltl ~ ,. 
1\.l ct,il Pol) l)jff Cut 
t-.t~·1nor} Cell Layout 
Cell -;it(! is not the only sill.: cnnsickratit,n . ~1 he sense mnpli licrs nncl the word 
lin<! <.kn1ders must also fH in th~ pill.l1 detenniucd by the cell 'i.~l!. While there wns 
lillie pwbkm \\ ith the decoder pitch, the tightest pitch we could give the sense 
amp lilicr 'vvas ll A. {when we rH:l:tkd 8 A.). !\lll1ou!"l a bit line ritch o f ll A could 
be used, it would cause a signi fic<trH increase in cell urea. In a two level polysilicon 
proccs'i (\'.llich we do nol have), Lhe aren penult~ can be av11idcd by using a fo lded 
IJit line [ ltJ] o r a stnggcred billinG [8]. 
We were able to trsc til e minimum nrca ce ll ('v'tith its 8 t.. pitch) by placing two 
amp lifier!) side by side and filling the pait tn a 16 A ritch. This ln)Ollt is not 
symmetrica l and ~,omc e!Tort is needed to balance the stray coupli ng frt'lll con trol 
lines on to Lhe bit line~ or th e m~ntory will not work. The nobe injected onto the 
bit lines by 11lcse control lines is Otle-ha ll'ol'tllc si6nalthalthc amplifier is trying to 
sense! 
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J. Srnsc ,\mplificr 
rhe ht::ll"l of ever) sense ampli licr cksign is n cruss-cuupkd di fTcrential pair 
(iviJ- f'viJ" 111 the figure belm\). 1\ ~mal l initial \Oitagc di!Tcrl:nce c.~ nodes 1 nnd 2 
is wnplilied "'hen node J i~ IHIIIed uown b) rvll:l. 'I hc nHtin di!Terc 1cc between the 
m:tny difTc1~nt <;cnsc an1pl ilirrs used in d)namic Rt\\ls is IH1\\ tl c cross couplcu 
latch is C:lll1 tl CClcd LO the bil lines [11. In order to sen:-.l' a •;mall clilfcrcntinl vo lwgc 
quiLkl), the lar~c rttp:tcit:tncc 01. the bit lines must be isolated 1'1 )Ill the internal 
nudes or tile di ITercntial ampli ier. 
l 'hc nnt li r,un; shO\\S the h< sic chargC' rmn~(er scnw• amfJ/iflcr lwt we usc and 
tlwt "as lirst tlc;-,LTibcd by llcllcr [5, 6]. (\I uch of the pcriplll'ral circuitry that we 
u::;c comes from Gray [4]). 
Equilii.Jr<ttion Line 
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• 
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The memory cell cr~pncitors arc FET\ i'VI6 and M6'. cp 1 is a high voltage pulse 
(above V1lD) that prcchnrge'-i nncles I, 2, a1H.l 3 to Vnn· VR is a supply voltage less 
tll~n V1m, so nodes <• and 6 chnrge to VR - VT (V 1 is the transistor threshold 
voltage) as M4 dltu M4' reach cut-off. Since V R - V 1 is the highest the bit lines can 
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go. this vo ltage is used to store a logica l one in the tlH!mory ce lls. A logica l zero 1s 
represented by storing zero volt ~ in the memory c':ll capacitor. A ' oltage half way 
between these two limits is storcu on a dunlln) cell ( IVIo') to pro' ide a reference 
'oltnge fur tile sense amplifier. Each bit line i~ pupu latctl \vith 6-~ memory cells and 
one dumm) ce ll . When reading <t co lumn or bit ~ rrom one side or the arrny, the 
dummy ce ll on the opposite side or the nrnt) is addressed. Tl1us, the figure nbove 
depicts the the situation CIICOUlltcred 'v\ hen reading a bit out ur th •! left half of the 
memory array. 
When a read seq uence slmt~. the prechargc li ne (q>L) is tllrncd <d'f and the word 
line and clumm) word lines al\~ brought high to connect a memory ce ll (Mo) and 
the dummy ce ll (M6') to opposite sidl.!!-l of the di ITcrCJltial sense <llliJ)Ii fier. Consider 
the case in which a zero is stored in M6. The drop in voltage on the bit line will be: 
where C5 is the capacitance of d1c memory ce ll , and CBL is the bit line capacitance. 
This lakes M4 vu t of cut-orr and into saturatio n wi th a gate dri ve of 6. Y4. M4 will 
remain on until the bit line is charged Lo bnck 10 V R- V r· The charge necessary to 
charge Cs + ci3L back to VR - vI nlll~t come from Co, the parasitic capacitance on 
node 1. Thus, 
ll1e voltage change at node 3 wi ll bl.! one half o r thi s. Note that the differential 
\'Oitage b. V2 - D. V_1 is indepcndenl 0 1' the bit line capacitance if CllOUgh time has 
e l asp~cd [5, 6]. cp2" comes on <IIH.l starts pulling node J toward ground, eventually 
turning one or ~113 or MJ' on. Node J is pulled clown slowly enough lo prevent the 
other latch transistor from tuming on [9]. A s the Yus o f the on Lransisto r increases, 
so does it·~ g111 • !J>:> n is then turnccll)ll Lo quick ly ptlll node 2 to ground. The bit that 
was stored on M6 hdS now been rcl'rcshecl , so the word l!ne is turned o ff. q>2" and 
<r111 arc turnl'd ofT. 1p 3 is tumed on to short all of the bit lin es together; since half of 
the bit lines :tre at the logic zero k ve l (0 volts) and tile o ther hnl f ttrc at logic one 
(V,- V), th1· bit lines go to a vo ltage h ~tlf way hcLwcen the two levels. This voltage 
is stored i11 the dummy cl:!l by dropping the dummy word line and <T>y 
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A J n e "'P .J. n s=; i s t o r> .'? ,1 •.: f o r> If P ~ P r> o j e c t s 
A memory '~rite qclc pruccL"ds exact!) like thnl of n rc~!d, but in 'l tcnd of letting 
the contents or the memory ce ll determine the fate of the bit lim:. a circuit at the 
end l>l' the bit line either pull it to ground or pushes it up "' ith a cnpacitor 
appro\ imately the same siLC as u memory cell [4] . 
..t. \\ onl I .iuc Decoder 
It is imprac:tical to 11 sc u SCinratc high e<tpacitanre clri\c r for c~tch o f the 128 
\\OI"ll lin e~. so a single uri\CI" m : l ~ t be ~ha rcd h) man ~ \\OI"cl line~. The \',o rcl line 
decoder clues both l11c mcmo1) nddrv.;~ing and the lllllltiplcx ing of the high 
cu paci tance clrin: r. 'I he \\t)rd l it:c tkcuLkr a l ~.o clamps th l' unsckctcd word lines to 
ground to minimi;e some probh.:n1 s rcla1ccl to subthreshold conduction o f the 
FEl \ that iso late the un~c lcc ted mcmt>r) cap:1ciwrs to the bit lines [2 , •1]. The 
word line dccodc1 circuit shu\\ bdm\iS amocli lkd \Crsion of the l)ne described by 
Tzuu [11] , Thl! basic i de:-~ is to bootst r~tp pnss tmn~ istor rvl7 with its own gate-
source capacitance so tlwt ull ur the 'nltagc clevclopcd ~)y the word line dri ver is 
clcii\ Crcd onto the word line. 
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v 
0 
~ 
-i M1 p 5/5 
AO~ MJ A I~ A2-l M5 
10 /5 10/5 
AEN -i M2 15/5 
(three bits of decoder NOR g::Jte shown) 
Word Line Decoder Driver 
Operation of the dccodrr driver sta rts with <pp precharging the gates of M8 (lhe 
clamp transistor) and M7 (the pass transistor) wh ile Vn (word line driver), <p D, and 
AEN nrc all low. When the address lines (AO-A6) have sdtled, <pp goes low 
followed by AEN going high. If all of the addres<.; lines inputs o f the NOR gate 
decoder are low. then the word line is sekcted and the pass transistor will allow the 
word line pulse to pass through. In that case, when <pD comes on it will discharge 
the ga te or l'v18, allowing the output to rise when VD comes along. As V 0 rises, 
isolation transistor M6 turns orr allowing M7 to bootstrap. 
Tf one of the address lines in the NOR decoder is high, then the word line is not 
selected. When A EN goes high, the gnte of M7 is discharged, turning it off and 
isol:lting the word line from the dri ver. <pD is prevented from discharging the gate 
of M8, the clump trnnsistor, l>y MlO. 
Tzou's design docs not include isolation transistor M6. Without this transistor, 
much of the bootstrap charge on M7 is lost in charging the diffusion cnpacitnncc of 
tile d~.:coder logic. Another addition to Tzou's design is M2, which provides a 
simple means o f disabling the address lines. 
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The capacitance associated \\ ith the drain or N17 is a su 1 prb ingl) large load to 
the word line dri ver. While the word line capacitance fur :t 1GI·:bit version of the 
RANI rnr a typ ical process \\UU ld [J(' only 2pF. the combined uraill C<lpacitanccs o f 
128 decoders is several times higltc1 (about 8pF). Our first la)out or M7 used a 
straigh t gate and had a capaciLnnce !'rom the drain to ground or . I pF. 13l!nding the 
gate into a rcctnnglc (a suggcsLiun or Pat nusshnn) L'li1ninatcd the sidewall 
capacita nce and 1educcd the cap~1cituncc to .068pF rer drain. "nother layout, 
suggested by Tom Knight but not used by us, has an c!Tc(tiH capacitance of 
.056pF. 
5. Boot~lrap Drivers 
In a typical application the memory array is large and con~cq u e nll y the clock 
signals arc large capacitive loads which require dri\ er circu it~. 'We designed two 
bootstrap drivers: one is a 5 volt dri\'er lor the address inpuls or the word line 
decoder and qJ 3 or the sense amplifier and the other is a 7.5 volt dri ver for 
prechJrging the bit li nes (<p1). A third driver V\ hich is for the word lines (Vn)hns not 
been designed. The 5 volt circuit takes 5nS Lo swi tch a l.JpF load (128 51-'- x SJ.L 
gates); the 7.5 volt circuit takes 15nS to dri\c the snme load. 
Neither o f the dri ver circuits is connec ted to the memory army so that the 
drivers and the memory can be tesll:ci independently. s~lpcr bu rrcrs arc used for 
the address buffers in the current memory array, but all other clocks are simply 
bonded out to pads. Normal depletion load in verters and super buffers are not 
acceptable for the word line driver because their logic zero output is not 0.0 volts. 
Super buffers consume more standby power than ~l d} namic bootstrap driver and so 
super buffers arc less dc'iireablc in a lar!j<.: memory. 
The 5 volt bootstrap dri\ cr is modeled arter one used in the I NTEL 2118 l6K 
dyna111ic RAM (sec ligure). rrc:LR prccharges the gates or M 11 and M 13 lligh, 
turning them on. When q> 1N sta rts to rise, it clla1 gcs capacito r M9 and str1rts tu turn 
MlO and M 12 on. M6 isolates node 18, allm\ ing that nodi.! to bootstrap ami keep 
MS turned on hard. M I and M4 form a compu1 ah)r that notices when <rr~ has gone 
above 2 threshold drops. Wh en this hnppens. M-1 turns on nnd pulls nocks 12 and 
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d'l.mes .T . Ci-zeror>y a11.d Cer>zl.i L . '?oyla.nce 
18 elm., n to grot tnt!. M 11 and \ 1l3, .,, llich had b~cn holding dcm n nodes IJ and 
1-1, nl'l\\ llllll o n·, !cuing those 11(\Ues rbc Capacitor i\19 hOI.)t\lrnp~. nndc 16 (which 
'"'~ i~ol:ncd b) :\15 '" h~ n i\ 15·:-. gate fell), turning rvt I 0 anti M 12 on hard. M 12 
ptill~· the output nod~ voltage up. cp1, c.tn nU'\ fall without affecti11g the rcsL of the 
ct rcuit llL'C:tusc \1 5 is oiT. c1,( 1" turns \Ill and l\1lJ on a11d 1 utns off M I 0 and 
\112. l~>rcing the output km :tnu rec;cuing the circuit. The bootstrap capacitor M9 
i'; dri \ ~~ n frnm t1uJc 13 and nut rmm node 1·1 to get tnurc g::ttc dri\ e on l'v1l2 which 
sirn ifica ntl ) imprm..:s the uutpJL rise time. 
e> 
IN 
].!_I 
!?) I [ M2 
CLn t 5/5 
M5 
40/5 
M4 
40/5 
M8 
10 /5 
v 
5 Volt Ooot:; trap Driver 
14 }---!.::__-..-...,.-~' 0 u t p u t 
Ml 3 
100/5 
v 
·n,c high volt1gc booLstmp driver (:tfter Chan [2]) is basica lly two of the 5 vult 
drivers thm httvc been mcrg~.·d together. VII .J bootstraps in muth the same way as 
i\'19 did in the rrcvious circttil When M 15 is bootstrarping, noclc 10 (which was 
pushed high hy q 1, ) connects node 8 to V1>D· As node ·1 rises, the ou tput (node 7) 
also ri<..,es. M 18 and f\.1?1 rom1 nnothcr comparator that notices v.hcn the output 
hns cxcec<.kd two V 1; then i\'1!1 pulls clown node 10, turning o fT Ml7 which had 
been llu lding one lcrminal o f c: tpacitor M 15 down at grou nd and also turning ofT 
rvtl 2 ,,, hich h;ld been huldillg the other lCIIllinal at v,)))" MIG has been turned on 
becau'-oc node L~ has been htlll[~,t mppl.!cl hi t,h earlier. M 15 now l>oobtraps node 8. 
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M 11 is still on, so nock 5 lo llO\\S noel~ 8 \\ hich push~s th)Lk ..J ~til l h ighe r. ode 4 
11lllk C'S lVI n <111d M 16 'll<IY lllrnccl nn; thus, lh~ output folltm~ llOlk 8. rl lC clever 
feature or tlli '> circuit:, is that r¥115 docs not ckt rgc share \\ itll the I Jael capacitance 
utttil the load capacitar1cc has bc~n charged up to two V 1 (ic, unt i l thl.! comparntor 
trips). 
l M19 
10/60 
~19 
e> -
1N 
~ -I 
6. Conclusion 
7.5 Volt Oootstrnp Driver 
e) CLR -l 
[ M22 
~10/5 
M20 
10/5 
Output 
-rc 
T 1 ~3pF 
M21 
We dcsi)]ncel two project chips Lo test our dc~igns. One chip is a 128 by 8 (ll<.) 
nrra) or memory cells wi th sense ampliliers, wo,-J line decoders (irnpkmented with 
sup~r bul'ler add ress drivers), and nltrltipkxccl read/write lugic. This array size 
pn1\idcs a t(!:tsonabk re~t,ibility test lor building a 16K suh'>ystem . No clock or 
t im ing ~cncrat i on is included on the chip bce<tuse we did nut lwve Cfl()lfgh time. 
We expect acrcss tim e:.; or 150ns ancl cycle times or 25Uns. A second, c;,~pnmte 
project chip kst the 5 vol t and the 7.5 volt bootstrap drivers. ,\ddilil)fl:tl c ircuit ry is 
inrltrded on tll~tt chip for measurinG the <.:<~puciti\l' loaJing on the drivers \'.IH.!n a 
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low capacitn nce probe is connected to their outputs. 
The original goal of this cnort W<lS to develop a high density memory subsystem 
t1 1c~t could be treated as n "black hox" by designers with little or no analog 
background. We sc,·erc ly undc re~timatecl the magnitude of such a task. As it 
Sl ~IIHis, our rl!su lts can on ly be viewed as a first cut towards that goal. We found 
that rnany design challenges lie in the peripheral ci rwitry ~uch as drivers and 
decoders: there is much more to a Ollf transistor RAJ\/ thun . ense amplifiers. 
We tlwnk ~ l a rk Johnson for· telling us about In) ing out high frequency gate 
ox ide capucitors Hllll for spotting the undesirable control line coupling in the sense 
ur~1p l i lie r. We:. thank Tom l<nig!l t for general guidance and moral support. The 
RAM was de~igncd as a term project for an MOS analog circuit design course 
Laugh t by Prof. Yannis Tsi\idis of Columbia Univcrsit) while visiting MIT. Prof. 
Tsividis has gi ven both of us a better understanding of using MOSFETs in both 
analog and digital design. 
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